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Abstract—In this paper, an analytical model of threshold voltage
VT for globally strained Si/SiGe CMOS devices using a dual-
channel architecture is proposed. Since band parameters modify
VT , they are calculated and generalized for different Ge contents
in a Si1−xGex film grown on relaxed Si1−yGey virtual substrates
(x, y < 0.7). A model for predicting VT is then developed by con-
sidering device geometry and material properties, including band
parameters, permittivity, and channel and substrate doping con-
centrations. VT lowering due to short-channel effects is included
by incorporating a voltage-doping transformation. Accuracy of
the model is verified by comparing the model with the results of
technology computer-aided design simulations and experiments.
The model provides a physical insight for the variation of VT for
both n- and p-MOSFETs in a dual-channel architecture, and it can
be generalized to be applicable to single-channel devices as well.
Index Terms—CMOS, dual channel, MOSFETs, strained
Si/SiGe, threshold voltage.
I. INTRODUCTION
S TRAINED Si/Si1−xGex on a relaxed Si1−yGey(x > y)virtual substrate (VS) dual-channel CMOS is an attractive
approach to incorporate SiGe technology into conventional
CMOS technology [1], [2]. In a single-channel CMOS device,
the tensile strained Si (ε-Si) layer is directly grown on the
Si1−yGey VS; whereas in a dual-channel architecture, a com-
pressively strained Si1−xGex(ε-SiGe)(x > y) and a tensile ε-Si
layers are subsequently grown on a relaxed Si1−yGey VS. The
schematic cross section of the dual-channel CMOS structure
is shown in Fig. 1. Such kind of layer architecture leads to
a distinctive modification of the energy band structures. The
compressively strained Si1−xGex and the tensile strained Si
exhibit type I and type II band alignments, respectively, with
reference to the energy bands of the relaxed Si1−yGey VS [3].
It also results in large valence band offsets (∆Ev) at both the
ε-Si/ε-Si1−xGex and ε-Si1−xGex/Si1−yGey interfaces and a
large conduction band offset (∆Ec) at the ε-Si/ε-Si1−xGex
interface, as shown in the schematic band diagrams in Fig. 2(a)
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Fig. 1. Schematic cross section of a ε-Si/ε-Si1−xGex/relaxed
Si1−yGey(y < x) dual-channel CMOS architecture.
and (b). This kind of band structure can be used in creating
high-mobility-surface n- and buried p-channel MOSFETs on
a single VS [1], [4]–[6] and is helpful in achieving greater
confinement of hole in the buried channel as compared to
single-channel devices, which is attributed to the large valence
band offset at the ε-Si/ε-Si1−xGex, as shown in the comparison
between Fig. 2(b) and (c). Furthermore, the dual-channel archi-
tecture can extend the critical thickness of the strained layer,
increase thermal budget for process, and, hence, suppress strain
relaxation [5], [6]. Although the advantages of dual-channel
devices have been experimentally demonstrated [5], [6], one of
the upcoming challenges is the precise control of VT .
A reduction in VT has been reported in ε-Si single-channel
CMOS devices when compared with bulk-Si devices and is
attributed to the change in electron affinity, presence of band
offsets, and narrowed band gap of ε-Si [7], [8]. This VT
reduction is also reported in the experiment for n-MOSFET in
a dual-channel architecture [5]. However, there is no analytical
model available in the literature for its explanation. Moreover,
there is no such model available that can address the variation
of VT for both the single- and dual-channel architectures with
a Ge content in various layers in general. Consequently, it has
motivated the authors to develop a new analytical generalized
VT model for n- and p-MOSFETs in ε-Si/ε-SiGe on a SiGe
VS dual-channel architecture. The model is also applicable to
predict VT for CMOS in a single-channel architecture.
The paper is organized as follows. Section II details the
method of calculation of the band parameters. In Section III, an
analytical VT model is developed for both n- and p-MOSFETs
using a dual-channel architecture. The short-channel effects are
incorporated using voltage-doping transformation (VDT) [9],
and a condition has been reached for a specific range of source
0018-9383/$25.00 © 2007 IEEE
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Fig. 2. Schematic band diagram for (a) n-MOSFETs and (b) p-MOSFETs in a dual-channel architecture and (c) p-MOSFETs using a single-channel architecture.
and drain voltage difference (VD), where the model is valid. In
Section IV, the validity of the model is verified by comparing
results obtained from the developed model with those from
technology computer-aided design (TCAD) simulations and
experiments. Section V summarizes the overall findings.
II. CALCULATION OF BAND PARAMETERS
When a thin Si1−xGex film is epitaxially grown on a relaxed
Si1−yGey VS (x = y), the grown layer conforms to the lattice
spacing of the underlying Si1−yGey and is strained accordingly.
The strain modifies the band parameters such as band gap (Eg)
in the ε-Si1−xGex film and the conduction (∆Ec) and valence
(∆Ev) band offsets at the heterointerface. In this section, these
band parameters for this SiGe heterojunction are calculated and
generalized for a range of x and y(x, y < 0.7) by following
People’s model [10]–[12]. At first, strain tensors are obtained
for the strained layers from the lattice mismatch by taking into
account Ge fractions in the strained layer and in the relaxed
VS. These strain tensors are then substituted into the equations
for calculating the components that lead to band-gap narrowing
[10]. The narrowed band gap in the ε-Si1−xGex layer can
therefore be obtained by subtracting these calculated compo-
nents from the relaxed Si1−xGex band gap for the same Ge
fraction. ∆Ev are obtained by following the general function
in People’s model based on the work of Van de Walle [12].
∆Ec can be obtained after the Eg of the strained layers is
aligned with the Eg of the relaxed VS in a band diagram. The
calculated Eg , ∆Ev , and ∆Ec for various x and y values are
shown in Fig. 3(a)–(c), respectively. The extracted band pa-
rameters in this paper have been verified with the available
results in [11].
III. DERIVATION OF THE MODEL
In the structure shown in Fig. 1, xz , xx, and xox represent
the thickness (in nanometers) of the ε-Si surface channel,
ε-Si1−xGex buried channel, and oxide layer, respectively. As
the strained layers of the surface and buried channels are
limited by their critical thickness and are normally thin, carrier
depletion is assumed to be deeper than the channel regions
and reaches the Si1−yGey VS. The thickness of a buffer layer
is xbuff (in nanometers). This buffer layer is assumed to be
undoped, and the intrinsic doping concentrations are calculated
to be 3.8× 1010 cm−3 for y = 0.1 and 1.5× 1011 cm−3 for
y = 0.3 and can be removed from the structure by setting
Fig. 3. Contour plots of the calculated generalized band parameters. (a) Band
gap. (b) Valence band offsets. (c) Conduction band offsets.
xbuff = 0 or by assuming its doping concentration to be the
same as that of the VS in the model equations. The depletion
depth in the substrate after the buffer layer is xD (in nanome-
ters). Uniform channel and substrate doping concentrations are
assumed to be Nch and Nb (in parts per cubic centimeter),
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respectively. The permittivities ε in the layers are assumed to
linearly vary with Ge fractions.
VT is defined as the applied gate voltage at which strong
inversion occurs in the channel. For conventional bulk-Si
MOSFETs, VT in the absence (zero) of channel (or source/
drain) voltage can be expressed as
VT = φs + Vi + VFB (1)
where φs is threshold potential in the semiconductor, Vi is
depletion charge voltage, and VFB is the flatband voltage [13].
A. VT Modeling for n-MOSFETs in a
Dual-Channel Architecture
In a dual-channel architecture, the conduction band of the
ε-Si layer is always the lowest conduction band, as shown in
Fig. 2(a). Therefore, the first strong inversion layer is always
created in the surface channel, and hence, VT for buried channel
is irrelevant. VT for the surface n-channel using a dual-channel
architecture (VTN) is given by
VTN = φSN + Vi,N + VFB (2)
where φSN and Vi,N are φS and Vi for surface n-channel
devices in a dual-channel architecture, respectively.
1) Calculation of φSN: φSN is defined as the surface po-
tential required to create strong inversion at the oxide/ε-Si
interface. As described in [14], the threshold potential for
ε-Si can be approximated by taking the average between the
threshold potentials of the respective channels and the relaxed
Si1−yGey VS. It should be noted that the position of the energy
bands of ε-Si is only decided by the amount of strain in the ε-Si
channel layer and, hence, by the Ge content (y) only. Thus, φSN
is expressed as
φSN =
kT
q
[
ln
Nch
ni,z
+ ln
Nb
ni,y
]
−
( |∆Ec1|+ |∆Ev1|
2
)
(3)
where k is Boltzmann’s constant, q is the electron charge, T
is the temperature in the absolute scale, and ∆Ec1 and ∆Ev1
denote the conduction and valence band offsets between the
ε-Si channel and the relaxed Si1−yGey VS, respectively. The
notations of z and y next to the intrinsic carrier concentration
ni denote the relevant materials, i.e., ε-Si and Si1−yGey , re-
spectively. ni for bulk Si is expressed as
ni =
√
NcNv exp(−qEg/2kT ) (4)
where Nc and Nv are the density of states for the bulk Si at
conduction and valence bands, respectively. In this paper, Nc
and Nv are assumed to linearly vary with the Ge fraction for
the relaxed SiGe. However, these values for ε-Si are assumed
to be one third of the bulk Si, whereas for ε-Si1−xGex, these
values are assumed to be two thirds and one sixth of the bulk Si,
respectively [15]. The Eg values for the materials are obtained
from Fig. 3(a); hence, the dependence of ni on the Ge fraction
(as well as the strain) is realized.
Fig. 4. Schematic band diagram showing the work function of a semiconduc-
tor in a dual-channel architecture.
2) Calculation of Vi,N : In n-MOSFETs, if a positive gate
bias is applied, then it induces the negative uncompensated
ionized charges in the depletion region. Such charges contribute
a depletion charge voltage Vi,N , which can be solved by using
a 1-D Poisson’s equation [13].
At the onset of strong inversion, the potential at the
SiO2/ε-Si interface φsur is equal to φSN from (3). Using
depletion approximation, the maximum value of xD, i.e., the
maximum depletion depth in the substrate xD,max, can be
derived as follows:
xD,max =
√
2εy
qNb
K + (B)2 −B (5)
where K = φSN − (qNchx2z/2εz + qNchxzxx/εz + qNchx2x/
2εx), and B = εy(xz/εz + xx/εx + xbuff/εy).
Vi,N can be calculated by estimating the total number of
ionized charges in the depletion region under a MOS capacitor
and is given by
Vi,N =
q
Cox
(Nch(xz + xx) +NbxD,max) (6)
where Cox is the capacitance of the oxide layer.
3) Calculation of VFB: For bulk-Si devices, VFB = φms +
Qox/Cox [13], where Qox is a modeling parameter that com-
bines the effects from total charges in the oxide layer (e.g.,
interface trap density and mobile charge), and φms is the work
function difference, which is given by φms = φm − φSi, where
φm and φSi are the work functions of the gate material and
semiconductor, respectively. In a dual-channel architecture, φm
is unchanged, but φSi must be modified for a strain-modified
band structure, as shown in Fig. 4, where χε-Si and χSi1−yGey
denote the electron affinity of ε-Si and SiGe VS, respectively,
and φF,ε-Si is the potential difference between the Fermi level
(Ef ) and the conduction band in the ε-Si layer (Ec). In
Fig. 4, it is observed that φSi is given by φSi = χε-Si + φF,ε-Si.
However, for modeling φSi, the average of χSi1−yGey and χε-Si
(instead of χε-Si) should be assumed since, after Fermi level
alignment, the position ofEc of the ε-Si layer depends on ∆Ec1
as well as the alignment of the Fermi level. Consequently, φSi
can be expressed as
φSi =
(
χSi1−yGey −
∆Ec1
2
)
+
(
Eg,z
2
± kT
q
ln
Nch
ni,z
)
(7)
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where ∆Ec1 should be used with a proper sign, and Eg,z is
the band gap of the ε-Si layer. The “+” and “−” signs should
be chosen for n- and p-MOSFETs, respectively, from the “±”
symbol in (7).
The dipole potential (φdipole), as described in [14], is also
considered for n-MOSFET in a dual-channel architecture. It
originates due to the fact that the holes will be accumulated
at the ε-Si/SiGe interface under flatband conditions due to
the presence of the large valence band offset and can be
expressed as
φdipole =
qNchx
2
z
2εz
+
qNchxzLd
√
2
2εz
(8)
where Ld is the Debye length, and Ld =
√
εykT/q2Nb.
A complete expression for VFB can now be written as
VFB=φm −
{(
χSi1−yGey−
∆Ec1
2
)
+
(
Eg,z
2
+
kT
q
ln
Nch
ni,z
)}
−Qox
Cox
−φdipole. (9)
It is noted that φdipole should be excluded from (9) when VT is
calculated for bulk-Si devices. A complete expression for VTN
can be obtained by substituting (3), (6), and (9) into (2).
B. VT Modeling for p-MOSFETs in a
Dual-Channel Architecture
Due to the large valence band offset at the ε-Si/ε-Si1−xGex
interface in a dual-channel architecture, transport of holes can
take place either along the buried or surface channel or along
both channels, as shown in Fig. 2(b). These two channels are
switched on at different gate biases, depending on the device
design. Therefore, two threshold voltages in the absence of any
channel bias are defined as follows:
For the buried channel, VTB =φTB + Vi,TB + VFB (10)
For the surface channel, VTS =φTS + Vi,TS + VFB (11)
where φTB and φTS are threshold potentials (φS), and Vi,TB
and Vi,TS are depletion charge voltages (Vi) for buried and
surface p-channel devices, respectively.
1) Calculation of φTB and φTS: The definition of φTS is
similar to φTN in Section III-A1. φTB is defined as the potential
required to create strong inversion in the ε-Si1−xGex layer
and can be modeled by averaging the threshold potentials of
ε-Si1−xGex channel and that of the relaxed Si1−yGey VS. Thus,
φTB and φTS are expressed as
φTB =− kT
q
[
ln
Nch
ni,x
+ln
Nb
ni,y
]
+
(
∆Ec2+∆Ev2
2
)
(12)
φTS =− kT
q
[
ln
Nch
ni,z
+ln
Nb
ni,y
]
+
(
∆Ec1+∆Ev1
2
)
(13)
where ∆Ec2 and ∆Ev2 denote the conduction and valence band
offsets between the ε-Si1−xGex buried channel and the relaxed
Si1−yGey VS, respectively.
2) Calculation of Vi,TB and Vi,TS: When the potential at
the ε-Si/ε-Si1−xGex interface is more negative than φTB, the
strong inversion is created in the buried channel, and holes
reside there. These holes, as well as the depletion charges, are
both considered in the model.
The potentials at specific interfaces are defined as follows:
φsur at the SiO2/ε-Si interface; φH at the ε-Si/ε-Si1−xGex
interface; and φ(x = xz + xx) at ε-Si1−xGex/Si1−yGey inter-
face. φ(x = xz + xx) is obtained by using depletion approxi-
mation and is expressed as
φ(x = xz + xx) = −
(
qNbxbuffxD
εy
+
qNbx
2
D
2εy
)
. (14)
The potential difference across the ε-Si channel, i.e.,
φsur − φH , is obtained by solving Poisson’s equation as fol-
lows, taking into account the ionized charges and the electric
field in the ε-Si layer:
φsur − φH =
(
xzεxEH
εz
+
qNchx
2
z
2εz
)
(15)
where EH is the electric field at the ε-Si/ε-Si1−xGex interface.
EH is expressed as
EH =
qNbxD
εx
√
1 +H(φH) +Nd(φH) (16)
where H(φH) and Nd(φH) are contributions of holes and
ionized donors to the electric field, respectively, and are
expressed as
H(φH) =
2εxNbkT
(qNbxD)2
[
exp
(
φTB − φH
kT/q
)
− exp
(
φ(x = xz+ xx)− φH
kT/q
)]
(17)
and
Nd(φH) =
2qNchεx
(qNbxD)
2 [φ(x = xz + xx)− φH ] . (18)
Derivation of EH is detailed in the Appendix.
At the onset of strong inversion at the buried channel,
φH = φTB. By using the depletion approximation, the maxi-
mum depletion depth xD,max in the substrate can be derived as
xD,max =
√
2εy
qNch
(−φTB)− RεNchx
2
x
Nb
+ (xbuff +Rεxx)2
− xbuff −Rεxx (19)
where Rε = εy/εx. The maximum depletion depth (xD,max) is
used to replace xD in all the equations that contain xD in the
VTB and VTS models.
After solving Poisson’s equations, Vi,TB is obtained as
Vi,TB = −
[(
xox
2εox
+
xz
εz
)
qNchxz +
(
xox
εox
+
xz
εz
)
εxEH
]
.
(20)
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In (20), the first and second terms represent the voltage con-
tributed by the ionized charges in the ε-Si layer and the charges
underneath the ε-Si/ε-Si1−xGex interface, respectively. To
solve Vi,TB from (20), EH is obtained by setting φH = φTB
in (16). Similarly, a full expression of Vi,TS is expressed as
Vi,TS = −
[(
xox
εox
)
(qNchxz + εxEH)
]
. (21)
In (21), Vi,TS represents the voltage contributed by the
charges underneath the oxide layer. At the onset of strong
inversion that occurs at the SiO2/ε-Si interface, φsur = φTS
and φH = φTB in (15). Vi,TS is solved as follows: 1) the
expression for EH in (16) is substituted into (15); 2) φH is
now the only unknown and is solved by iterations with a first
guess of φH = φTB; and 3) EH is obtained after substituting
the calculated φH back into (16). Vi,TS in (21) can be solved
with this calculated EH .
3) Calculation of VFB: Steps for calculation of VFB are
similar to those in Section III-A3. The differences are that the
effect of the dipole potential is calculated to be insignificant in
dual-channel p-MOSFETs, and the “−” sign is chosen from the
“±” symbol in (7). Thus, VFB is expressed as
VFB = φm −
(
χSi1−yGey −
∆Ec1
2
)
+
(
Eg,z
2
− kT
q
ln
Nch
ni,z
)
− Qox
Cox
. (22)
The complete expression for VTB is obtained by substituting
(12), (20), and (22) into (10), and that for VTS is obtained by
substituting (13), (21), and (22) into (11). It should be pointed
out that a measurable VT in the experiment is the minimum
between |VTB| and |VTS|.
C. Calculation of the Channel-Length-Dependent VT
To take into account the short-channel effect in the present
model, the VDT is incorporated [9] since it is simple and
considerably accurate. VDT suggests that the potential barrier
height lowering due to the drain–source field can be modeled by
assuming a reduction in the net channel doping concentration.
To incorporate VDT in the present model, the first step is
to calculate the effective doping concentration N ∗b in terms
of the source–drain voltage VD, channel and substrate doping
concentrations Nch and Nb (considering the effect of advanced
doping profile such as retrograde doping), and channel length
(Leff). Then, replace Nb by N ∗b into the depletion charge
voltage equations; i.e., (5), (6), and (14)–(21) for the model of
n- and p-MOSFETs, respectively.
Based upon the simplified VDT used in [16], N ∗b for
n-MOSFETs using a dual-channel architecture by taking into
account the channel and substrate doping is modified as
N ∗b = (Nb +Nch)−
2εyV ∗D
qL2eff
(23)
where V ∗D is the effective drain voltage, and the “−” sign on
the right-hand side represents the product of positive V ∗D and
Fig. 5. (a) Comparison of VT values extracted from the present model and
TCAD simulation at different Ge fractions in a Si1−xGex buried channel for
the CMOS devices on a ε-Si/ε-Si1−xGex/relaxed Si0.85Ge0.15 VS architec-
ture. (b) Schematic energy band moment for increasing Ge fraction (x) from
0 to 0.5.
negative q for n-MOSFETs. It is worth specifying that the net
contribution from Nb +Nch in (23) depends on the relative
values of the channel and substrate doping concentrations
V ∗D = VD + 2(Vbi − φSN)
+ 2
√
(Vbi − φSN)(Vbi + VD − φSN) (24)
where Vbi is the built-in potential of the drain–substrate
p-n junction. The second term in (23) indicates that the N ∗b
decreases with decreasing Leff and increasing V ∗D. As a result,
VT decreases.
To express N ∗b in p-MOSFETs, the negative and positive
signs are inverted and φSN is replaced by φTB in (24). It is noted
that VDT becomes invalid whenever N ∗b is assumed to have a
negative value, indicating that all impurity ions are tied by the
drain field and MOSFET reaches the punch-through mode. The
term VT becomes insignificant under such a condition [16]. It is
important to note that VDT depends on Nb and Nch as well as
on VD. Therefore, it can be used in estimating the effect of VD
on VT for a set of given doping values. However, the variation
of VT with VD has been reported in [9], and we have observed
a similar variation. In the present model, VD is assumed to
be 0.1 V, following the values of experimental parameters.
Therefore, this model is valid up to a VD for which N ∗b is
positive for given values of Leff , Nb, and Nch.
IV. RESULTS AND DISCUSSION
In Fig. 5(a), the results extracted from the present analytical
model for CMOS devices in a dual-channel architecture are
compared with the results obtained from TCAD simulation
using Medici [17] for various Ge fractions in the ε-Si1−xGex
buried channel (0.1 ≤ x ≤ 0.5) on a VS that has a Ge fraction
of 0.15 (Si0.85Ge0.15 VS). The VT values obtained from both
the analytical model and TCAD simulation for a similar set of
device parameters show good agreement, indicating accuracy
of the proposed model.
From the results for p-MOSFET, it is apparent that for
x > 0.15, |VT | decreases with an increase in the Ge content (x).
This is attributed to the upward movement of the valence band
of the buried Si1−xGex channel with increasing x as compared
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Fig. 6. Comparison of VT values extracted from the present model with
experimental data at different effective gate lengths for n-MOSFETs on
control Si, ε-Si on a Si0.85Ge0.15 VS in a single-channel architecture,
and ε-Si/ε-Si0.7Ge0.3 on a relaxed Si0.85Ge0.15 VS in a dual-channel
architecture.
to its position at x = 0.15 [Fig. 5(b)]. This upward movement
reduces |φTB|, and hence, the same number of holes can be
induced for a relatively less negative gate bias in the buried
channel and results in a decrease in |VTB|. This explanation
is valid for |VTB| < |VTS|. In the regime of x < 0.15, the VT
value is almost constant. It is due to the fact that, in this regime
(|VTB| > |VTS|), the positions of the energy bands of ε-Si
remain unchanged by changing the Ge content (x) [Fig. 5(b)],
and hence, VTS is almost constant.
It should be noted that at x = 0.15, the device is in a single-
channel architecture, where a type II band alignment occurred,
as shown in Fig. 2(c). In the range of 0.1 ≤ x < 0.15, two
type II band alignments for both tensile strained Si and
Si1−xGex layers with reference to energy bands of the VS are
expected. Our VT model should be able to extend to the devices
under the condition of having a Ge content with x < y.
The results for n-MOSFETs in Fig. 5(a) show that VTN is
almost independent of the Ge content (x). This effect can be
understood from the fact that the position of energy bands of the
surface channel is independent of the Ge content (x) [Fig. 5(b)],
but it depends on the Ge content (y) in the VS. Our model
clearly predicts this behavior since in the equations for VTN,
no parameter depends on the Ge content (x), except for εx. In
fact, the increase in the Ge content (x) increases εx, which leads
to a slight extension of the depletion depth, increase in ionized
charges, and, hence, a slight increase in VTN in terms of an
increase in Vi,N .
In Fig. 6, the results of our analytical model are compared
with the experiment for various gate lengths from 1 to 0.18 µm
in n-MOSFETs using bulk-Si, single-channel, and dual-channel
architectures. The details of the fabrication are given else-
where [5]. The single-channel devices have a Ge fraction of
0.15 in the VS, whereas the dual-channel devices have a Ge
fraction of x = 0.3 and y = 0.15. The thickness of ε-Si in the
single-channel devices is 5 nm, whereas the thicknesses in dual-
channel devices are 5 and 12 nm for the ε-Si and ε-Si1−xGex
channels, respectively. In the present model, thicknesses of 0
and 12 nm are taken for the buried channel layer (xx) to achieve
n-MOSFETs in single- and dual-channel architectures, respec-
tively. The experimental VT are defined at the drain current
ID = 70 nA/µm in ID–VG (gate voltage) characteristics at
VD = 0.1 V.
As seen in Fig. 6, the present model shows an excellent
agreement to the experiment in the short-channel, as well as
the long-channel, regime. Two phases of VT shifts are observed:
1) from a control-Si to a single-channel n-MOSFET and 2) from
a single-channel to a dual-channel n-MOSFET. The present
model suggests two different mechanisms for the VT shifts. The
first phase of the VT shift has been well understood, as reported
in the literature [7], [8], [14], and is explained by the presence
of the conduction band offset between the ε-Si and Si1−yGey
VSs, which brings the conduction band of the surface n-channel
closer to the Fermi level and reduces the threshold potential
φSN. Another source that causes this reduction is the change in
oxide charges for single-channel devices [18]. To explain the
second phase of the VT shift, initially, it is referred to Fig. 5(a),
where VTN is almost independent of the Ge fraction (x).
Therefore, theoretically, VT for dual- and single-channel de-
vices should be the same, which is not consistent with the
experiment, as shown in Fig. 6. To explain this apparent incon-
sistency, two effects are considered: 1) the effect of setting the
buried channel thickness (xx) to 12 nm in (6) and 2) the effect
of the total oxide charge.
In going from single- to dual-channel structures, a thin
layer (xx = 12 nm in this case) with doping lower than
the substrate doping is introduced between the surface
channel and VS. This additional layer increases Vi,N by
the term Nch(xz + xx) in (6). In contrast, this layer pro-
vides a higher screening effect due to additional depleted
charges in this layer, resulting in the reduction of xD,max
in (6). Since Nb > Nch, Vi,N is reduced by this xD,max re-
duction. Hence, VT is reduced for dual-channel as compared
to single-channel structures.
Additionally, our work in [18] has shown that the fixed
oxide charges and interface state density increase with an
increasing Ge fraction in the layer underneath the ε-Si layer.
Therefore, the variation of Qox with the Ge fraction (x) is
necessarily included when explaining the experimental results.
The model uses the measured values (3.2× 1011 cm−2 [18])
of Qox for calculating VT for dual-channel devices, showing
a good agreement with the experiment in Fig. 6. However,
the major contribution (≈ 70%) to the reduction of VT from a
single- to a dual-channel architecture comes from the reduction
in the depletion charge voltage rather than from the increase in
oxide charges. It is worth specifying that the experimental data
are not smooth enough compared with the calculated values,
which is attributed to the inherent nonuniformity in the device
and wafer processing.
Fig. 7(a) compares the VT values calculated from the present
model with experimental data for various Ge fractions in
the Si1−yGey VS (0 ≤ y ≤ 0.3) for n-MOSFETs in a single-
channel architecture. The model shows an excellent agreement
even with the data for a single-channel device. The decreasing
trend in Fig. 7(a) can be explained by the fact that increasing
the Ge fraction (y) leads to an increase in the conduction band
offset between the ε-Si and Si1−yGey VSs, which brings the
conduction band of ε-Si closer to the Fermi level and results
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Fig. 7. (a) Comparison of VT values extracted from the present model with
experimental data for different Ge fractions in a relaxed Si1−yGey VS (y) for
n-MOSFETs in a single-channel architecture. (b) Variation of VT with Nb for
these devices with a Ge content y = 0.3.
Fig. 8. (a) Comparison of VT values calculated from the present model with
experimental data [19] at different effective gate lengths Leff for p-MOSFETs
in Si/ε-Si0.7Ge0.3 on Si architectures with 1, 4, and 8 nm strained Si layer
thicknesses xz . (b) Variation of VT with xz for Leff = 1 µm.
in the reduction of the threshold potential φSN, as described
in (3). It also narrows the band gap in the ε-Si channel, which
results in an increase in ni,z and, therefore, decreases the
logarithmic term in (3) for φSN. Hence, the reduced φSN allows
strong inversion to occur at a lower gate bias and results in
a lower VT . Moreover, the model can estimate an increase
in VT by increasing the doping concentration Nb, as shown
in Fig. 7(b).
In Fig. 8(a), the analytical model is compared with the
experiment from [19] for various channel lengths (Leff) from
10 to 0.1 µm, as well as for Si cap thicknesses (xz) from 8
to 1 nm, in p-MOSFETs using Si/ε-Si0.7Ge0.3 on the bulk-Si
architecture. Good agreement between the analytical model and
experimental results is obtained. The figure shows the classic
VT roll-off, which is explained by the lowering of the energy
barrier with decreasing Leff and is modeled in VDT in (23).
Fig. 8(b) shows the variations of VTB and VTS with xz , indicat-
ing the increase of |VT |. This increase in |VT | is due to the fact
that the quantum well located in the buried channel [Fig. 2(b)]
is shifted away from the oxide layer by increasing xz . For a
thicker Si cap, a more negative gate bias is needed to create
strong inversion in the buried channel. However, VTS decreases
with increasing xz , which results from the significant reduction
in Vi,TS (21).
The present model is used to predict the variations of VT for
different Ge fractions in the VS (y) for the n- and p-MOSFETs
Fig. 9. (a) Plots of VTN, VTB, and VTS, calculated using the present model
for different Ge fractions in the Si1−yGey VS (y) for both n- and p-MOSFETs
in a ε-Si/ε-Si0.5Ge0.5/relaxed Si1−yGey VS dual-channel architecture.
(b) Schematic energy band moment for increasing the Ge fraction (y) from
0 to 0.5.
with the Si0.5Ge0.5 buried channel in Fig. 9(a). The same device
parameters as for Fig. 5 are used here. From the n-MOSFET, it
is observed that VTN decreases with increasing Ge(y), and it
is consistent with the results shown in Fig. 7(a). In both cases,
this VTN lowering is attributed to the increase of the conduction
band offset between the ε-Si layer and VS with the Ge fraction
(y), as shown in Fig. 9(b).
From p-MOSFETs, it is observed that |VTB| is always lower
than |VTS|, and |VTB| increases with an increase in the Ge
fraction (y). This increase in |VTB| is attributed to the fact
that increasing the Ge fraction (y) (from 0 to 0.5) reduces the
lattice mismatch between the Si0.5Ge0.5 buried channel layer
and the Si1−yGey VS and, hence, reduces the amount of strain
in the buried channel, leading to an increase in the band gap of
the buried channel and a decrease in the valence band offset
between the buried channel and VS, as shown in Fig. 9(b).
Consequently, a more negative gate bias is required to drive
the valence band closer to the Fermi level to achieve strong
inversion. Another interesting result from the figure is that
|VTS| decreases with an increase in the Ge fraction (y). It can be
explained by the fact that the increase in y reduces the valence
band offset between ε-Si and ε-Si1−xGex and, hence, reduces
hole confinement in the buried channel. The contribution of
holes to Vi,TS is therefore reduced, as described in (21).
V. SUMMARY
The band parameters have been generalized for different Ge
contents in the Si1−xGex layer on the Si1−yGey VS (x, y <
0.7). An analytical model has been developed and verified with
simulations and experimental data for n- and p-MOSFETs in
both single- and dual-channel architectures. This model can
predict with detailed physical explanations to the variation of
VT with design parameters, in particular, Ge fractions, layer
thicknesses, channel lengths, and doping profiles. The present
model will allow engineers to predict and optimize VT for
CMOS devices in both single- and dual-channel architectures in
its complex design space within a range of source–drain voltage
for which the effective doping concentration remains positive
for a given set of values for channel length and channel- and
substrate-doping concentrations.
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APPENDIX
DERIVATION OF THE ELECTRIC FIELD (EH) AT THE
ε-Si/ε-Si1−xGex INTERFACE
Poisson’s equation is used to solve the electric field across the
buried channel. By using depletion approximation, the charges
at the onset of strong inversion in the buried p-channel are
contributed by holes (p) and positive ionized donors (N+ch).
Therefore
ρcharge(x) = q
(
p+N+ch
) (A.1)
where ρcharge is the charge density. Since the number of holes
p in the buried channel in (A.1) depends on the potential
difference φ, the Poisson’s equation to be solved becomes
∂2φ
∂x2
=
q
εx
(
p+N+ch
)
= − q
εx
[
Nb exp
(
φq
kT
)
+Nch
]
.
(A.2)
Integrating (A.2) with the electric field and potential dif-
ference φ between the ε-Si/ε-Si1−xGex and ε-Si1−xGex/
Si1−yGey interfaces, we obtain
∂φ1
∂x∫
∂φ2
∂x
(
∂φ
∂x
)
d
(
∂φ
∂x
)
= − q
εx
φ1∫
φ2
[
Nb exp
(
φq
kT
)
+Nch
]
dφ.
(A.3)
As the electric field ξ = −∂φ/∂x, (A.3) is derived to be
ξ21 − ξ22 =
2q
εx
{
NbkT
q
[
exp
(
φ1q
kT
)
− exp
(
φ2q
kT
)]}
+
2qNch
εx
(φ1 − φ2). (A.4)
The left-hand side in (A.4) is the electric field across the
buried channel. Boundary conditions are assumed for the elec-
tric fields. These are ξ1 = ξ(x = xz) = EH and ξ2 = ξ(x =
xz + xx), where ξ2 can be solved using depletion approxima-
tion as follows:
ξ2(x = xz + xx) =
qNbxD
εx
. (A.5)
Since holes (p) are assumed to reside in the buried channel
only when |φH | > |φTB|, the boundary conditions for the
potential φ for the right-hand side of (A.4) are
φ1 = φTB − φH φ2 = φTB − φ(x = dxz + xx). (A.6)
By substituting (A.5) and (A.6) into (A.4), (16) in
Section III-B1 is finally obtained.
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